Processor in FPGA

Five stage pipeline, 22 instructions processor.

Changelog

Status: Done.

Date Comment
2007-01-22 Project created.

About

A five stage pipline, 32-bit processor implemented in a Xlinix XCV300. The processor supports 22 different innstructions with one or more instruction modes. The specification can be found here. This project was a part of the Computer architecture implementation course at Chalmers and has been developed by Johan Böhlin, Martin Johansson, Jonatan Åkerlind and Samuel Karlsson.

Schematics

The processor is build up by several modules. Pc-control, memory access blocks, decoder, register file, and alu separated with pipline registers into five pipline stages. The processor runs at xxMhz and has a Texe/Cpi.. (still unkown).

Block layout Block layout.

Simple block layout Simple block layout.

Firmware

All harwdare written in VHDL.

License

All information found on this page are licensed. See the license page for more information.

 
hardware/processorfpga.txt · Last modified: 2010-07-15 07:11 (external edit)
 
Recent changes RSS feed Creative Commons License Donate Powered by PHP Valid XHTML 1.0 Valid CSS Driven by DokuWiki